In this paper the reliability of the isolation substrate and chip mountdown solder interconnect of power modules under thermal-mechanical loading has been analysed using a numerical modelling approach. The damage indicators such as the peel stress and the accumulated plastic work density in solder interconnect are calculated for a range of geometrical design parameters, and the effects of these parameters on the reliability are studied by using a combination of the finite element analysis (FEA) method and optimisation techniques. The sensitivities of the reliability of the isolation substrate and solder interconnect to the changes of the design parameters are obtained and optimal designs are studied using response surface approximation and gradient optimization method. 1. Introduction Power electronic modules(PEMs) are widely used in aerospace and automotive applications for the conversion and control of electrical power. A power module consists of several layers of insulator such as ceramic, conductor, and semiconductor, some metal wires, encapsulations, metal bars and the casing [1] . They are assembled together in the packaging process to form the power electronic circuit and the mechanical structure. Power electronic modules usually dissipate large amount of heat and operate in harsh environments. The stresses caused by the thermal, mechanical and electric voltage/currents greatly affect the long term reliability of these devices. The reliability of a power module is in general determined by the geometric design, choice of material and manufacturing technologies used. Since there are many different materials and joining technologies involved in a power module, it is a great challenge to the electronics packaging industry to address the power module reliability issues from the very early design stages of the product manufacturing cycle.
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Two component structures are discussed in this paper: the isolation substrate and the chip mount-down solder interconnect. Of all the components in a power module, the alumina or A1N isolation substrates and the bonded copper conductor layer are the basic structures on which all other components are built on. The delamination of the copper tracks is an important reliability issue [2] whereas the solder interconnect of the chip mount-down is one of the major failure mechanisms [3] . Therefore the reliability of these two structures of the power module are fundamental to the reliability of the whole module and have attracted much research interest [4, 5, 6, 7] . In this paper To assess the substrate design the magnitude of the direction perpendicular to the substrate plane, i.e. the peel stress, induced by a thermal load has been selected as a performance metric. A response surface optimisation approach [8] , has been used to evaluate optimal design and parameter sensitivity. The response surface has additionally been used in conjunction with parameter uncertainty data and a Monte-Carlo algorithm [9, 10] In order to reduce the number of degrees of freedom of the problem, shell elements were used. Two layers of shell elements were used for the ceramic layer to capture the behaviour in the ceramic close to the interface between the etched copper conductor and the ceramic more accurately. The layer close to that interface has a fixed thickness of 0.04mm regardless of the total thickness of the ceramic layer. This layer will be referred to as the top ceramic layer in this paper. Figures 1 and 2 shows a typical mesh and the normal stress distribution in the top ceramic layer. The FEA model geometry consists of two materials. The copper metallisation is subject to stresses near or in excess of the yield stress. It has therefore been modelled as an elastic-plastic material. The ceramic substrate is a brittle material which exhibits only limited plasticity at very high temperature and is therefore modelled as an elastic material. The material properties used in the simulation are listed in Table 1 , in which E, v, oc, ay, and £ are the Young's modulus, the Poisson's ratio, the coefficient of thermal expansion (CTE) and the yield stress, respectively.
The damage indicator used in this work is the stress but at the bi-material interface the extrema are expected to be very mesh-dependent. Therefore, the elements with the highest stress magnitudes are identified, the stress values for these elements are volume averaged and the results are used as the damage indicator. The design of experiment (DOE) [11, 12] and the least squares methods [13] were used in order to form a response surface function. The substrate tile design has been described using six parameters. A random Latin Hypercube [14, 15] method was used to select 28 design points within the predefined permissible range of each of the 6 parameters. The ANSYS FEA model was used to determine the peak peel stress within the substrate geometry in response to each of the discrete designs. The least square method, as implemented in the VisualDocg package [16] Figure 6 . This distribution shows that, with a standard deviation of 0.50o of the optimum value, the peel stress results vary over a substantial range, impacting significantly on the overall component/product lifetime. This result shows that if the stress for the deterministic optimal design satisfies the design requirement there is still a possibility that the product would fail because of the manufacturing uncertainties. 
3.
Chip Mount-down Solder Interconnect Chip mount-down solder interconnects provide mechanical support to the chip and electrical connection from the chip to other components in the electric circuit. Figure 7 shows a simplified 2D chip mount-down interconnect model. Only one half of the device needs to be modelled because of the symmetry. The elastic material properties used in the modelling are listed in Table 2 . Solder fatigue fracture is assumed to be the failure mechanism. Two solder materials are considered in this work: the eutectic SnPb solder and the Sn3.5Ag lead-free solder. Because of the high homologous temperature of solder alloys, the deformation of these solders is modelled using a creep law. The strain rate is represented by Equation 2 . Figure 5 . Sensitivity analysis -Quadratic terms. £cr = A x sinh(aoe ) exp( ) (2) RT where R is the gas constant, T is the temperature in Kelvin, Ge is the von Mises equivalent stress, A, n, a, Q are material constants and the values are listed in Table 3 [18]. The plastic work density per temperature cycle, AW, has been used as the damage indicator. Approximately, the fatigue lifetime is inversely proportionally to AW [18] .
The multiphysics software package PHYSICA [19] has been used to carry out the modelling. Figure 8 shows a typical distribution of the accumulated plastic work density in the solder interconnect. The maximum AW value is found at the chip-solder interface at the edge of the solder layer, and this is the location where cracks initiate. The value of AW around the most damaged location has been used as an indicator of the reliability of the chip mountdown interconnect.
The results are listed in Table 5 . For SnAg solder interconnect, the AW value for Cycle 1 is about 27% higher than cycle 4 making it the most damaging temperature profile. The results also suggest that for temperature profiles with the same median temperature, the temperature range determines lifetime while for temperature profiles with the same temperature range the lower the median temperature the lower the lifetime. is the crack length and N is the number of cycles. The results are listed in Table 6 . The second part of the work on solder interconnect is to analyse how reliability is affected by design variables. Design of experiment (DOE) and response surface methods (RSM) have been used to calculate the reliability sensitivity parameters for the changes in the die width, solder and substrate thickness, and gradient optimization method has been used to find the optimal design parameters [8] . The design space is defined in Table 7 . Figure 9 shows the location where these two functions are defined. For each design point in the DOE a FEA simulation is carried out and the results are then fitted to a quadratic response surface using the general optimization software VisualDocg. In this analysis the temperature profile has a minimum temperature of -25°C, a maximum temperature of 125°C, a dwell time of 15 The response surface has also been used to find the best design, or the design with the lowest AW, in the specified design space. Instead of using a direct method, the optimization was carried out using the response surface in order to save computing efforts. The optimal design for minimum AW has been detailed in Table 8 . Compared with the initial design, the value of the objective function AW has an improved by about 500. It is important to note that the maximum stress in the die has increased by about 700. This stress is still low compared to the strength of the die but if die cracking is possible the optimization process should include a constraint on the maximum stress in the die.
Following the deterministic optimization analysis, the optimisation with uncertainties is now being carried out in which the stress in the die is constrained to the die fracture strength and the design parameters were all assumed to have a normal distribution. The results which include the optimal design results and n-Sigma design results will be published elsewhere. 4 . Conclusions Thermal-mechanical computer modelling techniques have been used in conjunction with numerical optimization tools to evaluate the reliability of isolation substrate and chip mountdown solder interconnects. For the isolation substrate the conductor edge distance, the conductor corner radius and the substrate thickness have been found to be the most important factor affecting the reliability. For the chip mountdown the thickness of the solder interconnect that has the strongest effect on lifetime. For the eutectic SnPb solder the number of cycles to initiation and crack propagation rate have been obtained for four temperature profiles.
